Calculate Your Salary Ranking
Home > Liga Systems Salary

Liga Systems Salary
  • 52
  • 47
  • 50

Liga Systems average salary is $100,895, median salary is $100,895 with a salary range from $96,000 to $105,789.
Liga Systems salaries are collected from government agencies and companies. Each salary is associated with a real job position. Liga Systems salary statistics is not exclusive and is for reference only. They are presented "as is" and updated regularly.
Total 1 Liga Systems Salaries. Sorted by Date, page 1
Ranked By:
Job Title Salaries City Year More Info
Software Engineer 96,000-105,789 Sunnyvale, CA, 94086 2010 Liga Systems Software Engineer Salaries (2)
Liga Systems Sunnyvale, CA Salaries
Calculate how much you could earn

It's FREE. Based on your input and our analysis.    How we do it?

All fields are required for calculation accuracy.

  • We will send you an email to access your personalized report.
  • We won’t share your email address
Recent Liga Systems Salaries (February 22, 2017)
Assistant Professor University of Oklahoma $42,860 Norman, OK, 73019 01/05/2015
General OMRON $65,998 Houston, TX, 77001 09/07/2015

Liga Systems salary is full-time annual starting salary. Intern, contractor and hourly pay scale vary from regular exempt employee. Compensation depends on work experience, job location, bonus, benefits and other factors.

Real Jobs Salary - Salary List
Liga Systems Information
  • Liga Systems, Inc
  • Industry: Software Consulting
  • City: Sunnyvale, CA
  • Liga Systems, Inc. is a privately held EDA company focused on delivering lightning-fast RTL and Gate-level simulation to the desktop. The company serves test, verification and IP markets with breakthrough hybrid simulation technology that turbocharges performance at a dramatically reduced cost. Liga's plug-in VLIW coprocessor card leverages existing simulation infrastructure, handles SoC designs of up to 300 million gates, and eliminates the need to implement designs in FPGA-or processor-based hardware accelerators. Liga Systems' mission is to dramatically improve the verification cycle for IC and SOC design