Home > Senior Staff Engineer, Asic Design & Verificatio Salary

Senior Staff Engineer, Asic Design & Verificatio Salary

    • 35
    • 67
    • 58
Senior Staff Engineer, Asic Design & Verificatio average salary is $124,176, median salary is $- with a salary range from $- to $-.
Senior Staff Engineer, Asic Design & Verificatio salaries are collected from government agencies and companies. Each salary is associated with a real job position. Senior Staff Engineer, Asic Design & Verificatio salary statistics is not exclusive and is for reference only. They are presented "as is" and updated regularly.
Low
-
Average
124,176
Median
-
High
-
Total 1 Salaries. Sorted by Date, page 1
Ranked By:
Company Salaries City Year More info
Silicon Image 124,176-124,176 Sunnyvale, CA, 94086 2010 Silicon Image Senior Staff Engineer, Asic Design & Verificatio Salaries (1)
Senior Staff Engineer, Asic Design & Verificatio Sunnyvale, CA Salaries
Calculate how much you could earn

It's FREE. Based on your input and our analysis.     How we do it?

All fields are required for calculation accuracy.

  • We will send you an email to access your personalized report.
  • We won’t share your email address

Senior Staff Engineer, Asic Design & Verificatio salary is full-time annual starting salary. Intern, contractor and hourly pay scale vary from regular exempt employee. Compensation depends on work experience, job location, bonus, benefits and other factors.

Real Jobs Salary - Salary List
Calculate Your Salary Ranking
Senior Staff Engineer, Asic... Jobs
Senior FPGA/ASIC Design Verification Engineer
Matchpointe Group - Santa Clara, CA
ASIC Design STA Engineer
Esencia Tehnologies - Santa Clara, CA
ASIC Design Engineer
Ayar Labs, Inc. - San Francisco, CA
ASIC Design Engineer
EE-Recruiters - Santa Clara, CA
See more Senior Staff Engineer, Asic Design & Verificatio Jobs»
Search All Jobs

JobsOpenHiring – Find open jobs faster