- Low
- 70,990
- Average
- 84,173
- Median
- 86,300
- High
- 93,100
| Company | Salaries | City | Year | More info |
| Genesys Telecommunications Laboratories | 70,990-70,990 | Daly City, CA, 94014 | 2017 | Genesys Telecommunications Laboratories Sr. Verification Design Engineer Salaries (1) Sr. Verification Design Engineer Daly City, CA Salaries |
| Marvell Semiconductor | 93,100-93,100 | Santa Clara, CA, 95050 | 2013 | Marvell Semiconductor Sr. Verification Design Engineer Salaries (3) Sr. Verification Design Engineer Santa Clara, CA Salaries |
| Marvell Semiconductor | 86,300-86,300 | Santa Clara, CA, 95050 | 2012 | Marvell Semiconductor Sr. Verification Design Engineer Salaries (3) Sr. Verification Design Engineer Santa Clara, CA Salaries |
It's FREE. Based on your input and our analysis. How we do it?
All fields are required for calculation accuracy.
Sr. Verification Design Engineer salary is full-time annual starting salary. Intern, contractor and hourly pay scale vary from regular exempt employee. Compensation depends on work experience, job location, bonus, benefits and other factors.
Real Jobs Salary - Salary List
Guyp Salary
Sr. Verification Design Eng... Jobs
| See more Sr. Verification Design Engineer Jobs» | |
| Search All Jobs | |