- Low
- 94,619
- Average
- 94,619
- Median
- 94,619
- High
- 94,619
Jobtitle | Company | Salary | City | Year |
Engineer, Asic/layout Design | Microsemi Soc | $ 94,619 | San Jose, CA, 95101 | 09/15/2017 |
It's FREE. Based on your input and our analysis. How we do it?
All fields are required for calculation accuracy.
Microsemi Soc Engineer, Asic/layout Design salary is full-time annual starting salary. Intern, contractor and hourly pay scale vary from regular exempt employee. Compensation depends on work experience, job location, bonus, benefits and other factors.
See more Microsemi Soc Engineer, Asic/layout Design Jobs» | |
Search All Jobs | |